Abstract. We present here Imitator, a tool for synthesizing constraints on timing bounds (seen as parameters) in the framework of timed automata. Unlike classical synthesis methods, we take advantage of a given reference valuation of the parameters for which the system is known to behave properly. Our aim is to generate a constraint such that, under any valuation satisfying this constraint, the system is guaranteed to behave, in terms of alternating sequences of locations and actions, as under the reference valuation. This is useful for safely relaxing some values of the reference valuation, and optimizing timing bounds of the system. We have successfully applied our tool to various examples of asynchronous circuits and protocols.
Context
Timed automata [1] are finite control automata equipped with clocks, which are real-valued variables which increase uniformly. This model is useful for reasoning about real-time systems, because one can specify quantitatively the interval of time during which the transitions can occur, using timing bounds. However, the behavior of a system is very sensitive to the values of these bounds, and it is rather difficult to find their correct values. It is therefore interesting to reason parametrically, by considering that these bounds are unknown constants, or parameters, and try to synthesize a constraint (i.e., a conjunction of linear inequalities) on these parameters which will guarantee a correct behavior of the system. Such automata are called parametric timed automata (PTA) [2, 11] .
The synthesis of constraints for PTA has been mainly done by supposing given a set of "bad states" (see, e.g., [8, 9] ). The goal is to find a set of parameters for which the considered timed automaton does not reach any of these bad states. We call such a method a bad-state oriented method. By contrast, we present in this paper a tool based on a good-state oriented method.
Principle of Imitator
The tool Imitator (Inverse Method for Inferring Time AbstracT behaviOR) implements the algorithm InverseMethod , described in [4] . We assume given a system modeled by a PTA A. Whereas bad-state oriented methods consider a set of bad states, Imitator considers an initial tuple π 0 of values for the parameters, under which the system is known to behave properly. When the parameters are instantiated with π 0 , the system is denoted by A[π 0 ]. Under certain conditions, the algorithm InverseMethod generalizes this good behavior by computing a constraint K 0 which guarantees that, under any parameter valuation π satisfying K 0 , the system behaves in the same manner : the behaviors of the timed automata A[π] and A[π 0 ] are (time-abstract) equivalent, i.e., the traces of execution viewed as alternating sequences of locations (or "control states") and actions are identical. This is written A[π] ≡ TA A[π 0 ]. More formally, the algorithm InverseMethod solves the following inverse problem [4] for acyclic systems (i.e., with only finite traces) by computing a constraint K 0 such that :
A practical application is to optimize (either decrease or increase) the value of some element of π 0 , as long as it still satisfies K 0 . This is of particular interest in the framework of digital circuits, in order to safely minimize some stabilization timings (typically "setup" or "hold").
The tool Imitator is available on its Web page 1 .
General Structure
Imitator PTA A (HyTech file) Reference valuation π 0 Constraint K 0 on the parameters
As depicted above, Imitator takes as inputs a PTA described in HyTech syntax, and a reference valuation π 0 . The aim of the program is to output a constraint K 0 on the parameters solving the inverse problem.
The algorithm InverseMethod on which Imitator relies can be summarized as follows. Starting with K := True, we iteratively compute a growing set of reachable symbolic states. A symbolic state of the system is a couple (q, C), where q is a location of the PTA, and C a constraint on the parameters 2 . When a π 0 -incompatible state (q, C) is encountered (i.e., when π 0 |= C), K is refined as follows : a π 0 -incompatible inequality J (i.e., such that π 0 |= J) is selected within C, and ¬J is added to K. The procedure is then started again with this new K, and so on, until the whole set of reachable states (Post * ) is computed. A simplified version of algorithm InverseMethod is given below, where the clock variables have been disregarded for the sake of simplicity. We denote by 
This algorithm terminates and solves the inverse problem for acyclic systems. The acyclic class is interesting for hardware verification, e.g., when analyzing synchronous circuits over a fixed number (typically, 1 or 2) of clock cycles.
Imitator is a program written in Python, that drives HyTech [10] for the computation of the Post operation. The Python program contains about 1500 lines of code, and it took about 4 man-months of work.
Remark. In order to handle cyclic examples, one modifies the algorithm by replacing, in the IF condition, Post A(K) (S) = ∅ by Post A(K) (S) ⊆ S. In that case, we ensure termination more often (see [4] ). However, we do not guarantee any longer the identity of traces, but only the identity of reachable locations. This is interesting when A[π 0 ] is known to avoid a given bad location because, in this case, A[π] is also guaranteed to avoid this bad location, for any π |= K 0 .
An Illustrating Example
We consider an asynchronous "D flip-flop" circuit described in [7] and depicted on Fig. 1. It is composed of 4 gates (G 1 , G 2 as well as the environment. We consider an inertial model for gates, where any change of the input may lead to a change of the output (after some delay). The PTA A modeling the system results from the composition 3 of those 5 PTAs. The output signal of a gate G i is named g i (note that Q = g 4 ). The rising (resp. falling) edge of signal D is denoted by D ↑ (resp. D ↓ ) and similarly for signals CK , Q, g 1 , . . . , g 4 . We consider the following instantiation π 0 of the parameters : 
Applying Imitator to A and π 0 , we get the following constraint K 0 4 : [7] , see [5] . 3 The standard parallel composition of several PTAs is a PTA. 4 It can be surprising that neither δ − 2 nor δ + 2 appear in K0. This constraint K0 actually prevents G2 from any change, as g1 and CK are never both set to 1 ; therefore, g2 always remains set to 1, and the delay of G2 does not have any influence on the system for the considered environment.
We applied the tool Imitator to various case studies from the literature, including a flip-flop circuit (described in Sect. 4), two protocols (root contention and CSMA/CD), as well as two real case studies : a portion of the memory circuit SPSMALL designed by ST-Microelectronics, and a distributed control system (SIMOP). All those experiments are detailed in [5] . The HyTech source code of all the examples is available on Imitator webpage. The above table gives from left to right the name of the example, the number of PTAs composing the system A, the lower and upper bounds on the number of locations per PTA, the numbers of clocks and parameters of A, of iterations of the algorithm, of reached symbolic states, of inequalities in K 0 (after reduction), and the computation time on an Intel Quad Core 3 GHz with 3.2 Gb.
All these examples are acyclic 5 , and thus guarantee the equality of traces, except SIMOP. In this latter case, we are only interested in avoiding a given bad location, and the equality of reachable locations is sufficient.
In the flip-flop and RCP examples, we took as π 0 an instance satisfying a constraint issued from a classical synthesis method of the literature. In this case, the constraint generated by our method may be the same as the constraint from the literature, but not necessarily : for example, in the case of the flip-flop circuit, K 0 is uncomparable with the original constraint of [7] (see [5] for details).
In the CSMA/CD, SIMOP, VALMEM examples, the instantiation π 0 corresponds to typical data associated to the case study. In this case, the constraint K 0 allows us to optimize some values of the typical data π 0 . This is useful, for example in order to safely relax some requirements on the environment of asynchronous circuits (see, e.g., [6] ). In the SPSMALL case study, this allows us to safely optimize some nominal setup timing by 8 % (see [5] ).
Running HyTech in a brute manner (fully parametric forward analysis) quickly leads to a saturation of the memory for most examples. One reason for which Imitator behaves well in practice is that the procedure drastically reduces the number of reachable states by quickly restraining K 0 .
Final Remarks
Given a reference valuation π 0 , Imitator solves the inverse problem for systems modeled by PTA with acyclic traces : it returns a constraint K 0 on the parame-ters guaranteeing that the sets of traces of A[π 0 ] and A[π] are identical, for any valuation π such that π |= K 0 .
K 0 prevents all the bad behaviors (e.g. deadlocks), since it imitates the reference behavior of π 0 , while constraints generated by classical methods may not prevent bad behaviors other than those specified by the bad states.
Imitator can be used in an incremental way as a complementary tool to enlarge constraints given by classical methods. For example, in the flip-flop case (see Sect. 4), the constraint, say Z, found in [7] is uncomparable with our constraint K 0 . We can run Imitator once more with a reference valuation π 1 ∈ Z \ K 0 . This gives a new constraint K 1 , s.t. K 0 ∪ K 1 is strictly larger than Z (see [5] ).
